Definition & Betydelse | Engelska ordet PIPELINED

Definition av PIPELINED

1. böjningsform av pipeline
2. perfektparticip av pipeline

Exempel på hur man kan använda PIPELINED i en mening

• However, a significant difference is that the 68060 FPU is not pipelined and is therefore up to three times slower than the Pentium in floating point applications.
• While a superscalar CPU is typically also pipelined, superscalar and pipelining execution are considered different performance enhancement techniques.
• Most modern CISC processors use a combination of pipelined logic to process lower complexity opcodes which can be completed in one clock cycle, and microcode to implement ones that take multiple clock cycles to complete.
• Rather than naming the pipeline stages, "Fetch, Decode, and Execute" (as on Stretch), the pipelined stages were named, "Advanced Control, Delayed Control, and Interplay".
• Thus, if some instructions or conditions require delays that inhibit fetching new instructions, the processor is not fully pipelined.
• Since the K6-III inherits the same floating point unit as the K6-2 (low latency but not pipelined), unless the game was updated to use AMD's 3D-Now! SIMD instructions - performance could still remain significantly lower than when run on Intel.
• Like the Cyber 205, the ETA-10 did not use vector registers as in the Cray machines, but instead used pipelined memory operations to a high-bandwidth main memory.
• Accesses are fully pipelined and buffered, so the two have the same sequential transfer rate of 60 bits every 27.
• It implemented a high-performance, fully pipelined floating point unit with multiply–accumulate capability and a SRT divider.
• TrueCrypt supports parallelized encryption for multi-core systems and, under Microsoft Windows, pipelined read/write operations (a form of asynchronous processing) to reduce the performance hit of encryption and decryption.
• GIO cards used the pipelined controller to arbitrate and control timing, the data then being fed into main memory via the internal non-pipelined side.
• The microprocessor is microprogrammed and partially pipelined and consists of six major functional units, the I-Box, E-Box, M-box, bus interface unit (BIU), cache, and control store and microsequencer.
• The multiplier and divider are not pipelined and have significant latencies: multiplies have a 10- or 20-cycle latency for 32-bit or 64-bit integers, respectively; whereas divides have a 69- or 133-cycle latency for 32-bit or 64-bit integers, respectively.
• The block cipher operations are easily pipelined or parallelized; the multiplication operations are easily pipelined and can be parallelized with some modest effort (either by parallelizing the actual operation, by adapting Horner's method per the original NIST submission, or both).
• Concepts used in Fast14 are described in a white paper: and include the use of multi-phase clocks so that synchronisation is not required at every cycle boundary (that is, a pipelined design does not require latches at every clock cycle); 1-of-N encoding where a signal with N states is carried as a voltage on one of N wires with the other N-1 grounded, rather than being carried on log(N) wires which can be in arbitrary states; and a variety of sophisticated routing algorithms including ones which permute the order of the wires in a bundle carrying a 1-of-N signal in such a way as to reduce noise exposure, and ones which allow complicated gates to 'borrow' delay from simple ones to allow a shorter clock cycle than a more pessimistic design approach permits.
• Each core uses an eight-way 256-bit very long instruction word (VLIW, MIMD) and is organized in a four-unit superscalar pipelined architecture (Integer (ALU)-, Floating-point- and two media-processor-units) giving a peak performance of up to 28 instructions per clock cycle and core.
• Flink executes arbitrary dataflow programs in a data-parallel and pipelined (hence task parallel) manner.

Förberedelsen av sidan tog: 172,21 ms.